

FIG. 1 is a block diagram of a system architecture. The system includes a Host Processor (ARM7TDMI-S) connected to various memory blocks (Host-Instr Memory, Ping-Buffer, Pong-Buffer, Cop-Instr Memory, Cache Memory) and peripheral controllers (Multi Path Mem Ctlr, Flash Load Ctlr, SDRAM Ctlr). The Host Processor is also connected to a Coprocessor Core (COP) and a Hardware Accelerator Engine (HW Accelerator Engine). The system further includes a USB Interface, UART Interface, TAP-CTRLR, EIDE-CD/CF Controller, Key Matrix Controller, Audio-Codec Controller, LCD-Display Controller, Smartcard Controller, and IO Expansion (ADC/PWM/INT). The system is powered by a Timer/Clock (24.576MHz) and includes a Bus Core & Intr Ctlr.




FIGURE 1

110

112	114	116	118	120	122
System and User	FIQ	Supervisor	Abort	IRQ	Undefined
r0	r0	r0	r0	r0	r0
r1	r1	r1	r1	r1	r1
r2	r2	r2	r2	r2	r2
r3	r3	r3	r3	r3	r3
r4	r4	r4	r4	r4	r4
r5	r5	r5	r5	r5	r5
r6	r6	r6	r6	r6	r6
r7	r7	r7	r7	r7	r7
r8	r8_fiq	r8	r8	r8	r8
r9	r9_fiq	r9	r9	r9	r9
r10	r10_fiq	r10	r10	r10	r10
r11	r11_fiq	r11	r11	r11	r11
r12	r12_fiq	r12	r12	r12	r12
r13	r13_fiq	r13_svc	r13_abt	r13_irq	r13_und
r14	r14_fiq	r14_svc	r14_abt	r14_irq	r14_und
r15 (PC)	r15 (PC)	r15 (PC)	r15 (PC)	r15 (PC)	r15 (PC)

Figure 2




Figure 3




Figure 4




Figure 5




Figure 6

280

Offset	Register	Description
0	ISR	Interrupt Status Register
4	IER	Interrupt Enable Register
8	IER_set	Each bit written as one will set the corresponding bit in IER
C	IER_clr	Each bit written as one will clr the corresponding bit in IER
10	FIR	Force Interrupt Register
14	FIR_set	Each bit written as one will set the corresponding bit in FIR
18	FIR_clr	Each bit written as one will clr the corresponding bit in FIR
1C	IMX	Interrupt Mux Register ('1/0' Routes interrupt to nFIQ/nIRQ)
20	IMX_set	Each bit written as one will set the corresponding bit in IMX
24	IMX_clr	Each bit written as one will clr the corresponding bit in IMX
28	VIR	Read only Valid Interrupt Register for nIRQ
2C	FVIR	Read only Fast Valid Interrupt Register for nFIQ

282

284

Figure 7

Bit	Description
0	USB
1	UART A
2	UART B
3	External
4	USB Fast
5	Not Defined (CIF)
6	Not Defined
7	Not Defined (Keyboard)
8	EIDE 1
9	EIDE 2
A	Not Defined
B	Not Defined
C	Not Defined
D	Timer 2
E	Timer 1
F	Not Defined
10	USB Reset
11	AC
12	Timer 1
13	Timer 2
31:14	Not Defined

Figure 8

Figure 9A: Interrupt Controller Register Map

Interrupt Controller			Register Address			Register Name			Register Width			Register Description			Register Value		
VFIRQ_CPU	CF00:1000	RO	32b			Valid Interrupt Status for CPU (primary)			00000000			IRQ01	IRQ02	IRQ03	IRQ04	IRQ05	IRQ06
VFIRQ_COP	CF00:1004	RO	32b			Valid Interrupt Status for COP (secondary)			00000000			IRQ07	IRQ08	IRQ09	IRQ10	IRQ11	IRQ12
VFIRQ_CPU	CF00:1008	RO	32b			FIQ Valid Interrupt Status for CPU (primary)			00000000			FIQ01	FIQ02	FIQ03	FIQ04	FIQ05	FIQ06
VFIRQ_COP	CF00:100C	RO	32b			FIQ Valid Interrupt Status for COP (secondary)			00000000			FIQ07	FIQ08	FIQ09	FIQ10	FIQ11	FIQ12
ISR (read-only)	CF00:1010	RO	32b			Latched Interrupt Status Register (HW)			00000000			ISR01	ISR02	ISR03	ISR04	ISR05	ISR06
FIR (read-only)	CF00:1014	RO	32b			Forced Interrupt Status Register (SW)			00000000			FIR01	FIR02	FIR03	FIR04	FIR05	FIR06
FIR SET	CF00:1018	SET	32b			Force Interrupt Register Set			00000000								
FIR CLR	CF00:101C	CLR	32b			Force Interrupt Register Clear			00000000								
CPU IER (read-only)	CF00:1020	RO	32b			Enabled Interrupt Source for CPU			00000000								
CPU IER SET	CF00:1024	SET	32b			Set Interrupt Source for CPU			00000000								
CPU IER CLR	CF00:1028	CLR	32b			Clear Interrupt Source for CPU			00000000								
CPU IEP CLASS	CF00:102C	RW	32b			CPU's Interrupt Enable Priority Class (FIQ/IRQ)			00000000								
COP IER (read-only)	CF00:1030	RO	32b			Enabled Interrupt Source for COP			00000000								
COP IER SET	CF00:1034	SET	32b			Set Interrupt Source for COP			00000000								
COP IER CLR	CF00:1038	CLR	32b			Clear Interrupt Source for COP			00000000								
COP IEP CLASS	CF00:103C	RW	32b			COP's Interrupt Enable Priority Class (FIQ/IRQ)			00000000								
DMA STATUS	CF00:1040	RO	32b			DMA Interrupt Source Status			00000000								

Figure 9A

IRQ01	IRQ02	IRQ03	IRQ04	IRQ05	IRQ06	IRQ07	IRQ08	IRQ09	IRQ10	IRQ11	IRQ12	IRQ13	IRQ14	IRQ15	IRQ16	IRQ17	IRQ18	IRQ19	IRQ20	IRQ21	IRQ22
FIQ01	FIQ02	FIQ03	FIQ04	FIQ05	FIQ06	FIQ07	FIQ08	FIQ09	FIQ10	FIQ11	FIQ12	FIQ13	FIQ14	FIQ15	FIQ16	FIQ17	FIQ18	FIQ19	FIQ20	FIQ21	FIQ22
ISR01	ISR02	ISR03	ISR04	ISR05	ISR06	ISR07	ISR08	ISR09	ISR10	ISR11	ISR12	ISR13	ISR14	ISR15	ISR16	ISR17	ISR18	ISR19	ISR20	ISR21	ISR22
FIR01	FIR02	FIR03	FIR04	FIR05	FIR06	FIR07	FIR08	FIR09	FIR10	FIR11	FIR12	FIR13	FIR14	FIR15	FIR16	FIR17	FIR18	FIR19	FIR20	FIR21	FIR22
FIR SET (SET FORCED INTERRUPT BIT)																					
FIR CLR (CLEAR FORCED INTERRUPT BIT)																					
IER01	IER02	IER03	IER04	IER05	IER06	IER07	IER08	IER09	IER10	IER11	IER12	IER13	IER14	IER15	IER16	IER17	IER18	IER19	IER20	IER21	IER22
CPU IER SET (ENABLE INTERRUPT SOURCE FOR CPU)																					
CPU IER CLR (DISABLE INTERRUPT SOURCE FOR CPU)																					
CPU IEP CLASS (SET PRIORITY INTERRUPT SOURCE FOR CPU)																					
IER21	IER22	IER23	IER24	IER25	IER26	IER27	IER28	IER29	IER30	IER31	IER32	IER33	IER34	IER35	IER36	IER37	IER38	IER39	IER40	IER41	IER42
COP IER SET (ENABLE INTERRUPT SOURCE FOR COP)																					
COP IER CLR (DISABLE INTERRUPT SOURCE FOR COP)																					
COP IEP CLASS (SET PRIORITY INTERRUPT SOURCE FOR COP)																					
DMA_SOURCE_STATUS																					

Figure 9B

[9A][9B]